semiconductor design partitioning
October 29, 2021

What Is Design Partitioning?

IP Lifecycle Management

Historically, SoC’s have been designed in a project-centric design style. But with the proliferation of IP-centric architectures and methodologies, thought needs to go into an optimal design partitioning.  

That’s what we break down in this blog. Read along or jump ahead to the section that interests you most:



What Is Design Partitioning?

Design partitioning is the practice of dividing a system on chip (SoC) into small blocks. This allows you to efficiently manage semiconductor designs as a related set of functional blocks.

Semiconductor designs are most efficiently managed as related sets of functional blocks. And Methodics IPLM was developed specifically to enable this workflow.

Learn How to Design Partition With Methodics IPLM

Design partioning has benefits like accelerated delivery, reduced risks, and lower costs. Our white paper walks you through it step-by-step, and provides the Methodics IPLM overview you need to get started. 
📙 download free WHITE PAPER


Best Practices for Design Partitioning

To ensure optimal partitioning, you need to follow the best practices.

1. Give Each IP a Primary Function

Functional blocks are the fundamental units of the design. Each should be represented by its own IP object. This makes it simple to understand the block via the requirements, simulation data, and documentation associated with its IP object.

Functional blocks are often composed of sub-blocks with their own functions. In most cases, these too should be their own IPs and associated hierarchically as children of the higher-level block.

The potential for IP reuse is another key consideration. If a functional block is used in multiple places in one product or between multiple products, it makes sense for it to be its own IP.

2. Release Designs At Will

If a user or group is responsible for a section of the design, then they should be fully in control of making a new release of that section. If the IP spans their block — as well as other blocks — the readiness of the other blocks may interfere with their ability to make a release.

Capturing the state of the design early and often is a key to getting the most out of Methodics IPLM. The release operation is extremely lightweight and each release promotes visibility into the state of the design. Methodics IPLM tracks the relationships between IPs, so much is gained and nothing is lost by making each functional block its own IP.

3. Streamline Design Through Hierarchy

Methodics IPLM’s hierarchical capabilities allow a structured handoff between producers and consumers of IP blocks, so the hierarchy should take this into account:

  • Producers typically want to see the latest versions of the files in an IP.
  • Consumers want to see a fixed version so that the data doesn’t change until they request it.

Producers at one level become consumers of the level below, through as many layers as are required. Producers do their design, run validation, and — once an appropriate level of quality is achieved — automatically alert the next level up that their release is ready to consume.

This hierarchical organization benefits consumers and producers at each level. And it dramatically reduces the overhead of figuring out what the right configuration is.


How to Achieve Optimal Design Partitioning

The best way to achieve optimal partitioning is by using Methodics IPLM. That’s because Methodics IPLM provides the unique benefit of a centralized, up-to-date, 'single pane of glass' view of all the designs in your organization. And it simultaneously simplifies and streamlines your semiconductor development experience.

Find out how using Connect with one of our experts on design partitioning and IP-centric design today to find out how Methodics IPLM can help you accelerate delivery, reduce risks, and lower costs.